FIG.1A




FIG.1B





FIG.1C






FIG.2A




FIG.2B





FIG.2C






FIG.2D

FIG.3A




FIG.3B

	WITHOUT STORAGE ELECTRODE				
	WITH STORAGE ELECTRODE				
	POLARITY OF LOWER PIXEL	+	l .	I	+
	POLARITY OF UPPER PIXEL	+	+	l	1
	TIME	Gate ON	Gate OFF	Gate ON	Gate OFF
,		EXAMPLE 1		EXAMPLE C	

FIG.4A




FIG.4B

			·	
WITHOUT STORAGE ELECTRODE				
WITH STORAGE ELECTRODE				
POLARITY OF DATA LINE	+	1	+	I
POLARITY OF POLARI' RIGHT PIXEL DATA	· .		+	
POLARITY OF LEFT PIXEL	+			l
	EXAMPLE		EXAMPLE 2	